

# SMJ4464

## 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY



SEPTEMBER 1987 — REVISED NOVEMBER 1989

- 65,536 × 4 Organization
- Single 5-V Supply (10% Tolerance)
- JEDEC Standardized Pinout
- Pinout Identical to SMJ4416 (16K × 4 Dynamic RAM)

● Performance Ranges:

	ACCESS TIME (MAX)	ACCESS TIME (MAX)	READ OR WRITE CYCLE (MIN)	READ-MODIFY-WRITE CYCLE (MIN)
SMJ4464-12	120 ns	60 ns	230 ns	320 ns
SMJ4464-15	150 ns	75 ns	260 ns	345 ns
SMJ4464-20	200 ns	100 ns	330 ns	435 ns

- Long Refresh Period . . . 4 ms (Max)
- Low Refresh Overhead Time . . . As Low As 1.3% of Total Refresh Period
- On-Chip Substrate Bias Generator
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Unlatched Output
- Early Write or  $\bar{G}$  to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Power Dissipation As Low As:
  - Operating . . . 275 mW (Typ)
  - Standby . . . 12.5 mW (Typ)
- $\overline{\text{RAS}}$ -Only Refresh Mode
- $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Mode



NOTE: Pin 1 indicator on back.

PIN NOMENCLATURE	
A0 A7	Address Inputs
$\overline{\text{CAS}}$	Column-Address Strobe
DQ1 DQ4	Data In Data Out
$\bar{G}$	Output Enable
$\overline{\text{RAS}}$	Row-Address Strobe
VDD	5 V Supply
VSS	Ground
$\bar{W}$	Write Enable

### description

The SMJ4464 is a high-speed, 262,144-bit dynamic random-access memory, organized as 65,536 words of four bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon/polycide gate technology for very high performance combined with low cost and improved reliability.

This device features maximum  $\overline{\text{RAS}}$  access times of 120 ns, 150 ns, or 200 ns. Typical power dissipation is as low as 275 mW operating and 12.5 mW standby.

New SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout.  $\text{I}_{\text{DD}}$  peaks of 125 mA are typical, and a -0.7-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

14-579

# SMJ4464

## 65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY

---

The SMJ4464 is offered in 18-pin 300-mil ceramic side-braze dual-in-line and 18-pad leadless ceramic chip carrier packages. It is guaranteed for operation from  $-55^{\circ}\text{C}$  to  $110^{\circ}\text{C}$  for the S version and from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  for the L version. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers).

### operation

#### address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{\text{RAS}}$ ). Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe ( $\overline{\text{CAS}}$ ). All addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{CAS}}$  is used as a chip select, activating the column decoder and the input and output buffers.

#### write enable ( $\overline{\text{W}}$ )

The read or write mode is selected through the write enable ( $\overline{\text{W}}$ ) input. A logic high on the  $\overline{\text{W}}$  input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{\text{W}}$  goes low prior to  $\overline{\text{CAS}}$ , data out will remain in the high-impedance state for the entire cycle, permitting common I/O operation.

#### data in (DQ1-DQ4)

Data is written during a write or a read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CAS}}$  and the data is strobed in by  $\overline{\text{CAS}}$  with setup and hold times referenced to this signal. In a delayed-write or a read-modify-write cycle,  $\overline{\text{CAS}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal. In a delayed or read-modify write cycle,  $\overline{\text{G}}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

#### data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  is brought low. In a read cycle the output goes active after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{\text{CAS}}$  as long as  $t_{a(R)}$  and  $t_{a(G)}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{\text{CAS}}$  and  $\overline{\text{G}}$  are low.  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  going high returns it to a high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing  $\overline{\text{G}}$  high prior to applying data, thus satisfying  $t_{GHD}$ .

#### output enable ( $\overline{\text{G}}$ )

The  $\overline{\text{G}}$  input controls the impedance of the output buffers. When  $\overline{\text{G}}$  is high, the buffers will remain in the high-impedance state. Bringing  $\overline{\text{G}}$  low during a normal cycle will activate the output buffers, putting them in the low-impedance state. It is necessary for both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state they will remain in the low-impedance state until  $\overline{\text{G}}$  or  $\overline{\text{CAS}}$  is brought high.

#### refresh

A refresh operation must be performed at least once every four milliseconds to retain data. This can be achieved by strobing each of the 256 rows (A0-A7). A normal read or write cycle will refresh all bits in each row that is selected. A  $\overline{\text{RAS}}$ -only operation can be used by holding  $\overline{\text{CAS}}$  at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state.

---

**SMJ4464**  
**65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY**

**operation (continued)**

**CAS-before-RAS refresh**

The CAS-before-RAS refresh is utilized by bringing CAS low earlier than RAS (see parameter tCLRL) and holding it low after RAS falls (see parameter tRLCHR). For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.


**page mode**

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing random column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by t<sub>w</sub>(RL), the maximum RAS low pulse duration.

**power up**

To achieve proper device operation, an initial pause of 200 μs is required after power up, followed by a minimum of eight initialization cycles.

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

14-581



**SMJ4464**  
**65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY**

**electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SMJ4464-12			UNIT
		MIN	TYP <sup>†</sup>	MAX	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5 mA			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			V
I <sub>I</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 5.8 V, V <sub>DD</sub> = 5 V, All outputs open			μA
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0 V to 5.5 V, V <sub>DD</sub> = 5 V, $\overline{\text{CAS}}$ high			μA
I <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open			mA
I <sub>DD2</sub>	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			mA
I <sub>DD3</sub>	Average refresh current	t <sub>C</sub> = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, All outputs open			mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			mA

PARAMETER	TEST CONDITIONS	SMJ4464-15			SMJ4464-20			UNIT	
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX		
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -5 mA			2.4			V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			V	
I <sub>I</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 5.8 V, V <sub>DD</sub> = 5 V, All outputs open			± 10			μA	
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0 V to 5.5 V, V <sub>DD</sub> = 5 V, $\overline{\text{CAS}}$ high			± 10			μA	
I <sub>DD1</sub>	Average operating current during read or write cycle	t <sub>C</sub> = minimum cycle, All outputs open			55	70	50	60	mA
I <sub>DD2</sub>	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, All outputs open			2.5	8	2.5	8	mA
I <sub>DD3</sub>	Average refresh current	t <sub>C</sub> = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high, All outputs open			45	55	40	50	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>C(P)</sub> = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling, All outputs open			40	50	30	40	mA

<sup>†</sup>All typical values are at T<sub>A</sub> = 25°C and nominal supply voltages.



POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

14-583

**SMJ4464**  
**65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY**

**capacitance over recommended supply voltage range and operating temperature range,  $f = 1 \text{ MHz}$ †**

PARAMETER	SMJ4464		UNIT	
	MIN	TYP†		MAX
$C_{i(A)}$ Input capacitance, address inputs		4	6	pF
$C_{i(RC)}$ Input capacitance, strobe inputs		6	8	pF
$C_{i(W)}$ Input capacitance, write enable input		6	8	pF
$C_{i/O}$ Output capacitance		7	8	pF

†All typical values are at  $T_A = 25^\circ\text{C}$  and nominal supply voltages.

‡ $V_{CC}$  equal to 5.0 V and the bias on pins under test is 0.0 V

**switching characteristics over recommended supply voltage range and operating temperature range**

PARAMETER	TEST CONDITIONS‡	ALT. SYMBOL	SMJ4464-12		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from $\overline{\text{CAS}}$	$t_{RLCL} \geq \text{MAX}$ , $C_L = 80 \text{ pF}$ , $I_{OH} = -5 \text{ mA}$ , $I_{OL} = 4.2 \text{ mA}$	$t_{CAC}$	60		ns
$t_{a(R)}$ Access time from $\overline{\text{RAS}}$	$t_{RLCL} = \text{MAX}$ , $C_L = 80 \text{ pF}$ , $I_{OH} = -5 \text{ mA}$ , $I_{OL} = 4.2 \text{ mA}$	$t_{RAC}$	120		ns
$t_{a(G)}^{\S}$ Access time after $\overline{\text{G}}$ low	$C_L = 80 \text{ pF}$ , $I_{OH} = -5 \text{ mA}$ , $I_{OL} = 4.2 \text{ mA}$	$t_{GAC}$	35		ns
$t_{\text{dis(CH)}}$ Output disable time after $\overline{\text{CAS}}$ high	$C_L = 80 \text{ pF}$ , $I_{OH} = -5 \text{ mA}$ , $I_{OL} = 4.2 \text{ mA}$	$t_{\text{OFF}}$	0	30	ns
$t_{\text{dis(G)}}$ Output disable time after $\overline{\text{G}}$ high	$C_L = 80 \text{ pF}$ , $I_{OH} = -5 \text{ mA}$ , $I_{OL} = 4.2 \text{ mA}$	$t_{\text{GOFF}}$	0	38	ns

**switching characteristics over recommended supply voltage range and operating temperature range**

PARAMETER	TEST CONDITIONS‡	ALT. SYMBOL	SMJ4464-15		SMJ4464-20		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from $\overline{\text{CAS}}$	$t_{RLCL} \geq \text{MAX}$ , $C_L = 80 \text{ pF}$ , $I_{OH} = -5 \text{ mA}$ , $I_{OL} = 4.2 \text{ mA}$	$t_{CAC}$	75		100		ns
$t_{a(R)}$ Access time from $\overline{\text{RAS}}$	$t_{RLCL} = \text{MAX}$ , $C_L = 80 \text{ pF}$ , $I_{OH} = -5 \text{ mA}$ , $I_{OL} = 4.2 \text{ mA}$	$t_{RAC}$	150		200		ns
$t_{a(G)}^{\S}$ Access time after $\overline{\text{G}}$ low	$C_L = 80 \text{ pF}$ , $I_{OH} = -5 \text{ mA}$ , $I_{OL} = 4.2 \text{ mA}$	$t_{GAC}$	45		55		ns
$t_{\text{dis(CH)}}$ Output disable time after $\overline{\text{CAS}}$ high	$C_L = 80 \text{ pF}$ , $I_{OH} = -5 \text{ mA}$ , $I_{OL} = 4.2 \text{ mA}$	$t_{\text{OFF}}$	0	30	0	35	ns
$t_{\text{dis(G)}}$ Output disable time after $\overline{\text{G}}$ high	$C_L = 80 \text{ pF}$ , $I_{OH} = -5 \text{ mA}$ , $I_{OL} = 4.2 \text{ mA}$	$t_{\text{GOFF}}$	0	38	0	38	ns

‡ Figure 1 shows the load circuit;  $C_L$  values shown are typical for test system used.

† $t_{a(C)}$  and  $t_{a(R)}$  must be satisfied to guarantee  $t_{a(G)}$ .

**SMJ4464**  
**65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY**

**timing requirements over recommended supply voltage range and operating temperature range**

	ALT. SYMBOL	SMJ4464-12		UNIT
		MIN	MAX	
$t_{c(P)}$ Page-mode cycle time <sup>†</sup>	t <sub>PC</sub>	120		ns
$t_{c(PM)}$ Page-mode cycle time (read-modify-write cycle) <sup>†</sup>	t <sub>PCM</sub>	205		ns
$t_{c(rd)}$ Read cycle time <sup>†</sup>	t <sub>RC</sub>	230		ns
$t_{c(W)}$ Write cycle time <sup>†</sup>	t <sub>WC</sub>	230		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time <sup>†</sup>	t <sub>RWC</sub>	320		ns
$t_{w(CH)P}$ Pulse duration, $\overline{CAS}$ high (page mode)	t <sub>CP</sub>	50		ns
$t_{w(CH)}$ Pulse duration, $\overline{CAS}$ high (non-page mode)	t <sub>CPN</sub>	50		ns
$t_{w(CL)}$ Pulse duration, $\overline{CAS}$ low <sup>‡</sup>	t <sub>CAS</sub>	60	10,000	ns
$t_{w(RH)}$ Pulse duration, $\overline{RAS}$ high	t <sub>RP</sub>	100		ns
$t_{w(RL)}$ Pulse duration, $\overline{RAS}$ low <sup>§</sup>	t <sub>RAS</sub>	120	10,000	ns
$t_{w(W)}$ Write pulse duration	t <sub>WP</sub>	40		ns
$t_{su(CA)}$ Column-address setup time	t <sub>ASC</sub>	0		ns
$t_{su(RA)}$ Row-address setup time	t <sub>ASR</sub>	0		ns
$t_{su(D)}$ Data setup time	t <sub>DS</sub>	10		ns
$t_{su(rd)}$ Read-command setup time	t <sub>RCS</sub>	0		ns
$t_{su(WCL)}$ Early-write command setup time before $\overline{CAS}$ low	t <sub>WCS</sub>	0		ns
$t_{su(WCH)}$ Write-command setup time before $\overline{CAS}$ high	t <sub>CWL</sub>	40		ns
$t_{su(WRH)}$ Write-command setup time before $\overline{RAS}$ high	t <sub>RWL</sub>	40		ns
$t_h(CLCA)$ Column-address hold time after $\overline{CAS}$ low	t <sub>CAH</sub>	20		ns
$t_h(RA)$ Row-address hold time	t <sub>RAH</sub>	15		ns
$t_h(RLCA)$ Column-address hold time after $\overline{RAS}$ low	t <sub>AR</sub>	80		ns
$t_h(CLD)$ Data hold time after $\overline{CAS}$ low	t <sub>DH</sub>	35		ns
$t_h(RLD)$ Data hold time after $\overline{RAS}$ low	t <sub>DHR</sub>	95		ns
$t_h(WLD)$ Data hold time after $\overline{W}$ low	t <sub>DH</sub>	35		ns
$t_h(CHrd)$ Read-command hold time after $\overline{CAS}$ high	t <sub>RCH</sub>	0		ns
$t_h(RHrd)$ Read-command hold time after $\overline{RAS}$ high	t <sub>RRH</sub>	10		ns
$t_h(CLW)$ Write-command hold time after $\overline{CAS}$ low	t <sub>WCH</sub>	35		ns
$t_h(RLW)$ Write-command hold time after $\overline{RAS}$ low	t <sub>WCR</sub>	95		ns
$t_{RLCHR}$ Delay time, $\overline{RAS}$ low to $\overline{CAS}$ high <sup>¶</sup>	t <sub>CHR</sub>	25		ns
$t_{RLCH}$ Delay time, $\overline{RAS}$ low to $\overline{CAS}$ high	t <sub>CSH</sub>	120		ns
$t_{CHRL}$ Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low	t <sub>CRP</sub>	0		ns
$t_{RHCL}$ Delay time, $\overline{RAS}$ high to $\overline{CAS}$ low <sup>¶</sup>	t <sub>RCP</sub>	0		ns
$t_{CLRH}$ Delay time, $\overline{CAS}$ low to $\overline{RAS}$ high	t <sub>RSH</sub>	60		ns
$t_{CLWL}$ Delay time, $\overline{CAS}$ low to $\overline{W}$ low (read-modify-write cycle only) <sup>#</sup>	t <sub>CWD</sub>	100		ns
$t_{CLRL}$ Delay time, $\overline{CAS}$ low to $\overline{RAS}$ low <sup>¶</sup>	t <sub>CSR</sub>	25		ns
$t_{RLCL}$ Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (maximum value specified only to guarantee access time)	t <sub>RCD</sub>	25	60	ns
$t_{RLWL}$ Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-modify-write cycle only) <sup>#</sup>	t <sub>RWD</sub>	160		ns
$t_{GHD}$ Delay time, $\overline{G}$ high before data applied at DQ	t <sub>GDD</sub>	25		ns
$t_{rf}$ Refresh time interval	t <sub>REF</sub>		4	ms

<sup>†</sup> All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup> In a read-modify-write cycle,  $t_{CLWL}$  and  $t_{su(WCH)}$  must be observed. Depending on the user's transition times, this may require additional  $\overline{CAS}$  low time ( $t_{w(CL)}$ ).

<sup>§</sup> In a read-modify-write cycle,  $t_{RLWL}$  and  $t_{su(WRH)}$  must be observed. Depending on the user's transition times, this may require additional  $\overline{RAS}$  low time ( $t_{w(RL)}$ ).

<sup>¶</sup>  $\overline{CAS}$ -before- $\overline{RAS}$  refresh option only.

<sup>#</sup>  $\overline{G}$  must disable the output buffers prior to applying data to the device.

NOTE 3: System transition times (rise and fall) for  $\overline{RAS}$  and  $\overline{CAS}$  are to be a minimum of 3 ns and a maximum of 50 ns.



POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

14-585

**SMJ4464**  
**65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY**

**timing requirements over recommended supply voltage range and operating temperature range**

	ALT. SYMBOL	SMJ4464-15		SMJ4464-20		UNIT
		MIN	MAX	MIN	MAX	
$t_{c(P)}$ Page-mode cycle time <sup>†</sup>	t <sub>PC</sub>	145		190		ns
$t_{c(PM)}$ Page-mode cycle time (read-modify-write cycle) <sup>†</sup>	t <sub>PCM</sub>	230		295		ns
$t_{c(rd)}$ Read cycle time <sup>†</sup>	t <sub>RC</sub>	260		330		ns
$t_{c(W)}$ Write cycle time <sup>†</sup>	t <sub>WC</sub>	260		330		ns
$t_{c(rdW)}$ Read-write/read-modify-write cycle time <sup>†</sup>	t <sub>RWC</sub>	345		435		ns
$t_{w(CH)P}$ Pulse duration, $\overline{CAS}$ high (page mode)	t <sub>CP</sub>	60		80		ns
$t_{w(CH)}$ Pulse duration, $\overline{CAS}$ high (non-page mode)	t <sub>CPN</sub>	60		80		ns
$t_{w(CL)}$ Pulse duration, $\overline{CAS}$ low <sup>‡</sup>	t <sub>CAS</sub>	75	10,000	100	10,000	ns
$t_{w(RH)}$ Pulse duration, $\overline{RAS}$ high	t <sub>RP</sub>	100		120		ns
$t_{w(RL)}$ Pulse duration, $\overline{RAS}$ low <sup>§</sup>	t <sub>RAS</sub>	150	10,000	200	10,000	ns
$t_{w(W)}$ Write pulse duration	t <sub>WP</sub>	45		55		ns
$t_{su(CA)}$ Column-address setup time	t <sub>ASC</sub>	0		0		ns
$t_{su(RA)}$ Row-address setup time	t <sub>ASR</sub>	0		0		ns
$t_{su(D)}$ Data setup time	t <sub>DS</sub>	10		10		ns
$t_{su(rd)}$ Read-command setup time	t <sub>RCS</sub>	0		0		ns
$t_{su(WCL)}$ Early-write command setup time before $\overline{CAS}$ low	t <sub>WCS</sub>	0		0		ns
$t_{su(WCH)}$ Write-command setup time before $\overline{CAS}$ high	t <sub>CWL</sub>	45		60		ns
$t_{su(WRH)}$ Write-command setup time before $\overline{RAS}$ high	t <sub>RWL</sub>	45		60		ns
$t_h(CLCA)$ Column-address hold time after $\overline{CAS}$ low	t <sub>CAH</sub>	25		45		ns
$t_h(RA)$ Row-address hold time	t <sub>RAH</sub>	15		20		ns
$t_h(RLCA)$ Column-address hold time after $\overline{RAS}$ low	t <sub>AR</sub>	100		145		ns
$t_h(CLD)$ Data hold time after $\overline{CAS}$ low	t <sub>DH</sub>	45		55		ns
$t_h(RLD)$ Data hold time after $\overline{RAS}$ low	t <sub>DHR</sub>	120		155		ns
$t_h(WLD)$ Data hold time after $\overline{W}$ low	t <sub>DH</sub>	45		55		ns
$t_h(CHrd)$ Read-command hold time after $\overline{CAS}$ high	t <sub>RCH</sub>	0		0		ns
$t_h(RHrd)$ Read-command hold time after $\overline{RAS}$ high	t <sub>RRH</sub>	10		15		ns
$t_h(CLW)$ Write-command hold time after $\overline{CAS}$ low	t <sub>WCH</sub>	45		55		ns
$t_h(RLW)$ Write-command hold time after $\overline{RAS}$ low	t <sub>WCR</sub>	120		155		ns
$t_{RLCHR}$ Delay time, $\overline{RAS}$ low to $\overline{CAS}$ high <sup>¶</sup>	t <sub>CHR</sub>	30		35		ns
$t_{RLCH}$ Delay time, $\overline{RAS}$ low to $\overline{CAS}$ high	t <sub>CSH</sub>	150		200		ns
$t_{CHRL}$ Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low	t <sub>CRP</sub>	0		0		ns
$t_{RHCL}$ Delay time, $\overline{RAS}$ high to $\overline{CAS}$ low <sup>¶</sup>	t <sub>RCP</sub>	10		15		ns
$t_{CLRH}$ Delay time, $\overline{CAS}$ low to $\overline{RAS}$ high	t <sub>RSH</sub>	75		100		ns
$t_{CLWL}$ Delay time, $\overline{CAS}$ low to $\overline{W}$ low (read-modify-write cycle only) <sup>#</sup>	t <sub>CWD</sub>	110		140		ns
$t_{CLRL}$ Delay time, $\overline{CAS}$ low to $\overline{RAS}$ low <sup>¶</sup>	t <sub>CSR</sub>	30		35		ns
$t_{RLCL}$ Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (maximum value specified only to guarantee access time)	t <sub>RCD</sub>	25	75	30	100	ns
$t_{RLWL}$ Delay time, $\overline{RAS}$ low to $\overline{W}$ low (read-modify-write cycle only) <sup>#</sup>	t <sub>RWD</sub>	185		240		ns
$t_{GHD}$ Delay time, $\overline{G}$ high before data applied at DQ	t <sub>GDD</sub>	25		35		ns
$t_{rf}$ Refresh time interval	t <sub>REF</sub>		4		4	ms

<sup>†</sup> All cycle times assume  $t_t = 5$  ns.

<sup>‡</sup> In a read-modify-write cycle,  $t_{CLWL}$  and  $t_{su(WCH)}$  must be observed. Depending on the user's transition times, this may require additional  $\overline{CAS}$  low time ( $t_{w(CL)}$ ).

<sup>§</sup> In a read-modify-write cycle,  $t_{RLWL}$  and  $t_{su(WRH)}$  must be observed. Depending on the user's transition times, this may require additional  $\overline{RAS}$  low time ( $t_{w(RL)}$ ).

<sup>¶</sup>  $\overline{CAS}$ -before- $\overline{RAS}$  refresh option only.

<sup>#</sup>  $\overline{G}$  must disable the output buffers prior to applying data to the device.

NOTE 3: System transition times (rise and fall) for  $\overline{RAS}$  and  $\overline{CAS}$  are to be a minimum of 3 ns and a maximum of 50 ns.



PARAMETER MEASUREMENT INFORMATION






FIGURE 1. TYPICAL LOAD CIRCUIT

**SMJ4464**  
**65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY**

read cycle timing




early write cycle timing




**SMJ4464**  
**65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY**

**write cycle timing**



**read-write/read-modify-write cycle timing**













**hidden refresh cycle**




**SMJ4464**  
**65,536-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY**

**RAS-only refresh cycle timing**



**CAS-before-RAS refresh cycle timing**



### APPLICATIONS LITERATURE AVAILABLE

The following literature is available from Texas Instruments for assistance in DRAM system design. Please contact your local TI sales office to obtain a copy.

#### Application Reports

- The TMS4464 Topology — In order to effectively test the interaction between individual cells in the TMS4464, it is necessary to have a knowledge of the memory array organization and cell topology. Cell sensitivity can be tested by accessing surrounding cells and monitoring the selected cell for changes in the stored data. (SMBA641)

#### Technical Paper Reprints

- A 256K DRAM Organized for Applications Solutions — As applications software becomes more sophisticated, the need for high density DRAM will continue to increase. The latest generation of DRAMs, the 256K, will provide four times the amount of memory in the same board area as with 64K DRAMs. In addition, more device features will provide the flexibility to maximize utilization of 256K DRAMs in specific applications. This paper describes a 256K DRAM, its technology and architecture, and how it simplifies the needs of expanding applications. (SMQY001)

#### Technical Article Reprints

- 256K Dynamic RAM is More Than Just an Upgrade — Silicides, lightly doped drain structures are being tuned for mass production of a next-generation part that improves on the 64K workhorse. (SMQY014)
- Designers Weigh Options for 256K Dynamic-RAM Processes — Hidden-refresh modes make dynamic RAMs look static, while alternate addressing modes vary width of single parts. (5MQY017)

#### Related Data Sheets

- SMJ4416 Data Sheet — Specifications for the 16K X 4 Dynamic RAM. (SGMS416)
- SMJ4256 Data Sheet — Specifications for the 256K X 1 Dynamic RAM. (SGMS256A)